Quantcast
Channel: Intel® Many Integrated Core Architecture
Browsing all 1347 articles
Browse latest View live

What’s New in the Intel Compiler

The list below summarizes new features in the Intel® C++ Compiler 15.0 and the Intel® Fortran Compiler 15.0. For more details about changes in the Intel compilers since the previous release, including...

View Article


New Features for Intel® MIC Architecture in the Intel Compiler

The list below summarizes new features and changes specific to programming for Intel® MIC Architecture with Intel Compiler 15.0:OpenMP 4.0 combined offload constructsRedesign of compiler optimization...

View Article


creating new offload libraries

Hi,I am working on a part of a project in C. The project includes a large library which is creating of many objective files.I am changing one of the code using in the library to offload the...

View Article

MPSS start failed

I install MPSS v3.3 on CentOS v6.5 64-bit workstation. When I "did sudo micctrl --initdefaults", there is a warning: "No Mic cards found or specified on command line", and "sudo service mpss start", it...

View Article

Image may be NSFW.
Clik here to view.

SCIF API and Knight's Landing

Hi all,I am currently porting an application to the Xeon Phi that does streaming processing of large data files. I started by profiling native runs of the application on the Phi using VTune, and found...

View Article


mpss 3.3: unable to install libldap-dev k1om in mic

Hi,We are trying to install libldap in the mic's linux system, by using the overlay rpm feature. This is with MPSS 3.3However, there seems to be a depedancy problem with the libldap-dev rpm supplied in...

View Article

missing compiler prefetches in intrinsics code with linear memory access

Hi all,the Intel Compiler 14.0.3 does not insert software prefetches for the following linear test program#include <iostream> #include <immintrin.h> int main() { const int elements = 1e7;...

View Article

How to compile for the Phi from a remote host?

Greetings,My Phi just got in earlier this week. So far things have gone well and I have been able to answer all my questions from the documentation/forums. However, I have hit a bit of a snag and my...

View Article


mixing different icpc version on MIC

Hello,I am doing the porting of a part (some libraries) of a code to the Xeon Phi architecture. I have some questions concerning compatibility between different ICPC versions.May be this question...

View Article


gsl library optimization error

Hi all,as a follow up to my previous post on the gsl library coredumping on the Xeon Phi there is good news and bad news.The good news is: with icc v15 the coredumps are goneThe bad news is: there are...

View Article

Building PAPI 3.5.2 and libpfm4 as native Phi libraries

Environment: RHEL 6u4 nodes with Intel Phi adapters. MPSS 3.2.3 installed on the hosts. Has anyone built PAPI 5.3.2 to run on Intel Phis with MPSS 3.2.3? Are there steps documented somewhere in more...

View Article

offload error: buffer write failed (error code 6)

Dear all,I have some pointers to double and some constant values inside a function.I am using a "#pragma omp target map(tofrom: everypointer[0:size of its corresponding array] ..." to transfer those...

View Article

src rpm or newer version of ganglia k1om?

Hi,We have machines with 2x Xeon Phi cards.When I run Ganglia in the MIC OS by installing the Ganglia k1om RPM I think the following occurs.Since the MICs are bridged/MASQueraded via the HOST, the...

View Article


Image may be NSFW.
Clik here to view.

LAMMPS* for Intel® Xeon Phi™ Coprocessor

PurposeThis code recipe describes how to get, build, and use the LAMMPS* code for the Intel® Xeon Phi™ coprocessor.IntroductionLarge-scale Atomic/Molecular Massively Parallel Simulator (LAMMPS*) is a...

View Article

offload and STL problem

Hi The following test returns an undefined reference for the target code#include <algorithm>void test() {#pragma offload target(mic)    {       double a=1.0;       double b=1.0;       double...

View Article


compress intrinsics on MIC

I'm working on a project to vectorize our code on MIC using the intrinsics. One critical operation needed is the compress operation:input={10.0  20.0 30.0 40.0 50.0}mask={1 0 1 0 1}output={10 30 50}But...

View Article

Xeon Phi - OpenMP Teams

Hi. I have some problem. I write aplication for Intel Xeon Phi (61 cores), which does stencil calculation using 2D matrix (five-point stencil). I would like to use OpenMP 4.0 teams. I would like to...

View Article


External Bridge configuration

The system is CentOS 6.5 and the origin host network is:------------------------------------------------------------------------ eth0 Link encap:Ethernet HWaddr 00:25:90:E8:29:34 inet addr:192.168.1.45...

View Article

Swizzle data in KNC is not efficient enough

Hi all,It seems to me that the swizzle instruction of  KNC intrinsic (https://software.intel.com/sites/landingpage/IntrinsicsGuide/) is not efficient enough to move, shuffle, unpack and permute data,...

View Article

hybrid application on the Xeon Phi

I am trying to execute a hybrid application (CP2K) on the Xeon Phi using MPI + OpenMP. I have the following environment set up: $ export OMP_NUM_THREADS=15 $ export I_MPI_PIN_PROCESSOR_LIST=$(seq -s...

View Article
Browsing all 1347 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>