CentOS 7 + MPSS 3.4.x + OFED 3.1x: Bug in ibp_server?
Hi,I'm currently in the process of setting up the OS for a diskless cluster with two Xeon Phi Cards per host.Currently working with CentOS 7.0, MPSS 3.4.3, OFED 3.12-1 and Lustre 2.7.0.Installation and...
View ArticleClik here to view.
Videos - Parallel Programming and Optimization with Intel Xeon Phi Coprocessors
Here is a set of introductory videos from Colfax International on Parallel Programming and Optimization with Intel(R) Xeon Phi(TM) Coprocessors.Episode 2.1 - Purpose of the MIC architectureIn this...
View ArticleClik here to view.
Videos - Parallel Programming with Intel Xeon Phi Coprocessors
Here is a list of recently published videos from Colfax International on Intel(R) Xeon Phi(TM) Coprocessors.Software Tools for Intel Xeon Co-processorsIn this video we will discuss software tools...
View ArticleA bug in icc 13.0
Hello! I got a problem when I run the follow program:#include <stdio.h> #include <stdlib.h> #include <unistd.h> int main() { #pragma offload target(mic:0) { char Host[32]; int len;...
View Articletiming is different each time
Hello ,I wrote a simple application on cpu and I am using offload pragmas for the pieces I want to run on the coprocessors.Since I am compiling on cpu and I use offloads , I am using...
View Articleinternal error: bad pointer
my code is this: ---------------------------------------------------------------------------------------------- #include class TEST{ public: double *A; public: TEST(double * _A){ A = _A; #pragma...
View Articleinternal error: bad pointer
my code is this:__________________________________________#include <iostream>class TEST{ public: double *A; public: TEST(double * _A){ A = _A; #pragma offload_transfer...
View Articlehow to perform inclusive scan in C cilk
Hello ,I am new to xeon phi and cilk and I can't find a way to run an inclusive scan ( like in thrust for example ) in C using cilk.Does something like this exist? ( I am not speaking for just about a...
View ArticleA MIC bug in icc13.0
hello,I have a problem on MIC these days.My cpu has 3 MICs.My code is (file named MIC_test.cc):#pragma offload_attribute(push,target(mic)) #include <stdio.h> #include <offload.h> #pragma...
View ArticleA MIC bug in icc13.0
hello,I have a problem on MIC these days.My cpu has 3 MICs.My code is (file named MIC_test.cc):#pragma offload_attribute(push,target(mic)) #include <stdio.h> #include <offload.h> #pragma...
View ArticleA MIC bug in icc13.0
hello,I have a problem on MIC these days.My cpu has 3 MICs.My code is (file named MIC_test.cc):#pragma offload_attribute(push,target(mic)) #include <stdio.h> #include <offload.h> #pragma...
View ArticleA MIC bug in icc13.0
hello,I have a problem on MIC these days.My cpu has 3 MICs.My code is (file named MIC_test.cc):#pragma offload_attribute(push,target(mic)) #include <stdio.h> #include <offload.h> #pragma...
View ArticleA MIC bug in icc13.0
hello,I have a problem on MIC these days.My cpu has 3 MICs.My code is (file named MIC_test.cc):#pragma offload_attribute(push,target(mic)) #include <stdio.h> #include <offload.h> #pragma...
View ArticleA MIC bug in icc13.0
hello,I have a problem on MIC these days.My cpu has 3 MICs.My code is (file named MIC_test.cc):#pragma offload_attribute(push,target(mic)) #include <stdio.h> #include <offload.h> #pragma...
View ArticleClik here to view.
ANSYS® and Intel Team Up to Shrink Simulation Timelines
By Mike Pearce, Ph.D., IDZ Server Community ManagerANSYS, a world leader in simulation software, announced on March 12 that its premier engineering simulation software product, ANSYS* Mechanical APDL...
View Articleadding offload pragma , performance drops
Hello ,I am running a code in openMP which is like this: #pragma omp parallel for default( none ) shared( X , Y ,V ,V ,H , W ,N ) private ( i,x,y ,Kx,Ky,initD ,T ) for ( y = 0; y < H; y++ ) { for (...
View ArticleClik here to view.
Performance scale of the Intel Phi MIC
Hi,The attached is plot of execution time on Intel Phi with varying number of threads. The same program runs in native and offload modes.The Phi device has 60 cores.1) Why the timing steps don't occur...
View ArticleMPSS 3.5
Please note that the new MPSS 3.5 is just released at https://software.intel.com/en-us/articles/intel-manycore-platform-software-stack-mpss This new version supports the following OS: - Linux: RHEL*...
View ArticleTrouble with Updating MPSS
My server has 4x Intel Xeon Phi 5110P accelerator cards. it runs Centos 6.5 with kernel version 2.6.32-431.29.2.el6.x86_64When updating MPSS from 2.1 to 3.3.4 and 3.4.3, I receive the following...
View ArticleClik here to view.
Intel Omni-Path Webinar
The upcoming next-generation Intel Omni-Path Architecture addresses lessons learned, good and bad, from Intel True Scale Architecture and standard InfiniBand*. In an effort to avoid observed pitfalls,...
View Article