Clik here to view.
Debugging Intel® Xeon Phi™ Applications on Linux* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Why use the provided GNU* GDB from Intel?Why is Intel providing a Command Line and Eclipse* IDE Integration?Deprecation...
View ArticleClik here to view.
Debugging Intel® Xeon Phi™ Applications on Windows* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Debug Solution as IntegrationComponents RequiredConfigure & TestPrerequisite for DebuggingDebugging Applications with Offload...
View Articleoffload error, dlopen() failed
Hi all,I run my program on MIC by the offload mode. However, it returns error:/var/volatile/tmp/coi_procs/1/29947/load_lib/iccout4vLAcb: undefined symbol: _ZNSt3setIiSt4lessIiESaIiEED1Ev offload error:...
View ArticleMounting home partition of external host via NFS
Hi,I hope "light" green belts can ask questions since I am more a user than a system admin. But still I am system admin of my xeon phi running mpss 3.2.2. :) For the moment I am not trying to create a...
View Articlefile open failed in offload mode
hi~I tried the following code in offload mode. However, it returns "file open failed". I know that I should set the environment variable about ./proxyfs/ However, I don't know whether I have...
View ArticleUsing uSCIF.dll in Windows 7
I am trying to use uSCIF.dll in Windows 7 Enterprise and running into problems. When I launch an application which depends on this DLL I get a dialogue:The application was unable to start correctly...
View ArticleSwap on xeon phi
I have a Xeon Phi card running MPSS Gold update 3.I want to use swap but mic_virtblk will not load into the kernelmessage is cannot find mic_virtblk.Do I need to use MPSS 3.2.3 to use swap?
View ArticleHow to schedule a job on xeon phi?
Hello, does anybody know of a crontab-like tool to schedule process start/stop for native xeon phi please?Thanks!
View ArticleIntel MIC + Lustre 2.5.2
Hi Team,Greetings,we are trying to build Intel MIC with lustre support.Lustre 2.5.2 client,Cent OS 6.5, MPSS-3.2.3, OFED1.5.4.1 + OFED-3.5-2-MIC-beta1With Plain kernel(2.6.32-431) of cent os, we are...
View ArticleIntel MPSS + IPOIB
Dear Team,How IPOIB can be configured in mpss3.2.3.with CentOS 6.5we have modified the /etc/mpss/ipoib.conf,, but still we are not getting ib interface from mic0 and mic1. please reply Atul Yadav
View Articleomp declare simd support on phi
Hi I am trying to compile some code using the offload model but the compiler is failing with internal error: bad pointer when compiling host a function with pragma omp declare simd...
View Articleomp declare simd support on phi
Hi I am trying to compile some code using the offload model but the compiler is failing with internal error: bad pointer when compiling host a function with pragma omp declare simd...
View ArticleIntel Xeon Phi not found using examples but micinfo works
Hi,I compiled the Sample00c example present in the composer_xe_2013.5.192 directory and I ran it. This is the output :Checking for Intel(R) Xeon Phi(TM) (Target CPU) devices...Number of Target devices...
View ArticleKMP_AFFINITY, OMP proc_bind woes for MIC native execution
Hello everybody,I'm experimenting with a trivial OMP program (https://github.com/osschar/mtorture/blob/master/t2.cxx#L60) and I'm having trouble setting up thread affinity - I'm trying with 4 threads...
View ArticleProblem with offload code ( dlopen() and undefined symbol:...
Hello,i tried to generete a code with intrinsics, but I having some problems with my code.So, for publish in here, i generated only a simple code that causes the same problem.I have three...
View ArticleBranch divergence on Intel Xeon Phi Co-processors
Hi to everyone,I have this small question about the Intel Xeon Phi Co-processors, they suffer performance penalties when the execution branch of the different threads diverges?For example, in GPUs its...
View Articlemultiple asynchronous computational kernel offload launches
In Nvidia CUDA, the Kepler GPU can support concurrent execution of 16 kernels. One can use multiple streams to feed multiple kernels to the GPU and let the hardware schedule the work. One can also use...
View Articleerror:"Opcode unsupported on target architecture: movaps"
Hi, I am a new developer for mic. Rencent I met a problem confused me a lot.the code like that:__declspec (aligned(128)) float farray[] = {0.0, 2.0, 4.0, 6.0, 8.0, 10.0, 12.0, 14.0}; F32vec16 vecConst;...
View ArticleUsing OpenMP 4.0 target directives with user libraries
I tried to get an OpenMP 4.0 test case to run where the code calls a user library that is compiled for host and mic (-mmic) The host library is in current directory (pwd), the MIC lib is in pwd/mic and...
View ArticleIntel® Manycore Platform Software Stack (MPSS)
Summary of latest changesThe Intel® Manycore Platform Software Stack: Description, and supported Operating SystemsDownloadsArchive of previous Intel® MPSS releasesHow to receive notification of future...
View Article